Three-dimensional (3D) integration and multi-level cell (MLC) are two attractive technologies to achieve ultra-high density for mass storage applications. In this work, a three-layer 3D vertical AlO d /Ta 2 O 5-x /TaO y resistive random access memories were fabricated and characterized. The vertical cells in three layers show good uniformity and high performance (e.g. .1000X HRS/LRS windows, .10 10 endurance cycles, .10 4 s retention times at 1256C). Meanwhile, four level MLC is demonstrated with two operation strategies, current controlled scheme (CCS) and voltage controlled scheme (VCS). The switching mechanism of 3D vertical RRAM cells is studied based on temperature-dependent transport characteristics. Furthermore, the applicability of CCS and VCS in 3D vertical RRAM array is compared using resistor network circuit simulation.
W hen the number of stored electrons reaches statistical limits, continued scaling is more and more challenging for charge-based non-volatile memory (NVM) devices 1 . As a solution, 3D vertical NAND technology is emerging, which achieves ultra-high bit density by stacking memory layers 2, 3 . Recently, resistive random access memory (RRAM) has shown excellent advantages in feature size scaling and speed [4] [5] [6] , and is believed as one of the most promising candidates for next-generation NVM [7] [8] [9] [10] . To compete with 3D vertical NAND, RRAM also needs to adopt 3D vertical structure. Recently several 3D RRAM studies have been reported, with many potential merits, such as simple fabrication process, low per-bit cost and good scaling capability [11] [12] [13] [14] . Although recent work exhibit some improvements in endurance (10 10 cycles) or retention (10 5 s at 125uC), the studies are still preliminary and limited. For instance, the resistive switching material stack has not been widely explored which is the focus of recent optimization strategy of RRAM device performance 15, 16 . In addition, the resistive switching window was too small (,10) to realize multi-level cell (MLC) applications. Moreover, the conduction and switching mechanisms for 3D vertical RRAM are still lacking of investigation.
On the other hand, the MLC operation has been widely adopted in planar NAND technology to achieve high density 17 . Recently, some approaches have been proposed to enable 3D vertical NAND technology 18, 19 . However, it needs more solutions to overcome some inherent technical obstacles, such as complicated fabrication process 20 , charge spreading issues 18 and direct coupling with neighboring cells 21 . In order to reach a competitive data storage density, the MLC capability is an essential requirement for 3D vertical RRAM technology. However, until now, this content has been rarely discussed.
In this work, three-layer 3D vertical AlO d /Ta 2 O 5-x /TaO y RRAM cells were fabricated and characterized in detail. The devices show good resistive-switching performance and high layer-to-layer uniformity. Two operating methods are proposed to achieve 4-level MLC operations. Temperature-dependent electrical measurements are employed to investigate the resistive-switching mechanisms among four MLC levels. Furthermore, using SPICE circuit simulation method, the applicability of two MLC operating methods is evaluated and compared for 3D vertical RRAM array applications.
Results and Disscussion
Structure and fabrication process. Figure 1 (a) shows the schematic view of the three-layer 3D vertical AlO d / Ta 2 O 5-x /TaO y RRAM cell structure. The Pt pillar electrode and plane electrode serve as top electrode (TE) and bottom electrode (BE) respectively, while the resistive-switching layer is located along the sidewall between TE and BE vertically. The structure exhibits huge potential for future high-density integration and per-bit lithography cost reduction by increasing the stacked layers. Figure 1 (b) shows the cross-sectional TEM image of typical 3D vertical AlO d /Ta 2 O 5-x /TaO y RRAM devices with 3 um 3 3 um hole opening. The magnified TEM image reveal the multiple layer structure of the switching layer. The fabrication process is described in figure 1 (c) with six key processing steps: Firstly stacking Si 3 N 4 dielectric layer and Pt electrode layers alternately; then dry etching the plane electrode staircases; next dry etching the drilled holes and depositing the transition metal oxide (TMO) resistiveswitching layers; followed by depositing Pt as the pillar electrode; finally, slitting the plane electrodes to separate neighbouring cells. (The fabricating details are described in the method section).
Device performance. Figure 2 (a) shows typical DC I-V sweeping curves of cells in top, middle and bottom layers. Stable bipolar resistive-switching characteristics are clearly observed for devices in all three layers. These sweeping curves of vertical 3D devices are similar to previously reported planar devices 22 . During the SET process with negative voltage applied on TE, the device drops to a low resistive state (LRS), and with opposite voltage applied on TE for RESET process, the device switches to a high resistive state (HRS). The compliance current of 1 mA was enforced during SET operations. Similar to planar RRAM devices, forming operation is required to initiate the switching process as shown in Fig. 2(a) . The forming voltage is about 21.8 V which is slightly higher than SET voltage of 21.2 V. Those 3D vertical RRAM cells also show excellent endurance and retention properties. Figure 2(d) shows that more than 10 10 switching endurance cycles were demonstrated using a pulse condition of 21.6 V, 100 ns in SET operation and 1.8 V 100 ns for RESET operation. Figure 2 (e) shows the retention testing results. Both HRS and LRS could be kept more than 10 4 s at 125uC without any degradation. Based on above electrical characteristics, it is concluded that the vertical RRAM cells show similar performances as planar counterpart.
The large switching window (.1000X) makes MLC operations possible in fabricated 3D vertical RRAM cells. The MLC operations could be achieved by two methods: 1) current controlled scheme (CCS) where controlling the current compliance I c during SET processes (e.g. 5 mA, 50 mA, 500 mA); 2) voltage controlled scheme (VCS) where controlling the stop voltage V stop during RESET process (e.g. 1.9 V, 2.4 V, 2.8 V). Both of these two methods are shown in figure 3 (a). The devices in CCS share similar HRS. While, in VCS case, the devices have similar LRS. For convenience, the resistance states of 4 level MLC are defined as following: Level 1 is the LRS with resistance from 1 kV to 10 kV; Level 2 and Level 3 are the intermediate states with resistance of ,100 kV and ,1 MV, respectively; and Level 4 is the HRS with resistance of ,10 MV. As shown in figure 3 (b), all MLC levels show good resistance distribution uniformity among three layers in the same pillar. Figure 3 (c) shows the four MLC levels DC cycling tests of three vertical RRAM sharing the same pillar electrode using VCS method. By controlling V stop , stable resistive-switching cycles among four MLC levels were demonstrated to more than 100 times without any degradation. Similar properties were observed using CCS to switch between four MLC levels.
Switching mechanism. To evaluate the MLC operation in 3D vertical AlO d /Ta 2 O 5-x /TaO y RRAM structure, it is important to understand the conduction mechanism of each resistance level. Temperature dependent transport characteristics in all four MLC levels were studied, as shown in figure 4 (a)-(d). In the lowest resistance level, labeled as Level 1, the cells exhibited linear I-V relationship at all testing temperatures. The resistance increase with the temperature linearly which suggesting a metallic conduction in dominant, as shown in figure 4(a) . The fitting results give a temperature coefficient of 1.7 3 10 23 K 21 which is similar to previous literatures 23, 24 . The metallic filament is formed in AlO d /Ta 2 O 5-x /TaO y vertical cells when oxygen vacancy (V O ) concentration is at very high level.
For the intermediate resistance levels, i.e., Level 2 and Level 3, the electron transport is believed to be facilitated by electron hopping between a pair of V O trap sites. Nonlinear I-V relationships were observed at all testing temperatures. The conductivity s at low electrical field can be describe by Mott's law 25 :
The value of T 0 is given by:
Where T is the absolute temperature, a is the range of localization wave decay lengths, k B is the Boltzmann constant, and N(E F ) is the density of localized states at the Fermi level. Therefore, N(E F ) could be extracted based on T 0 (from the fitting slopes) and a (0.2 nm 21 which is estimated from literatures [24] [25] [26] [27] ). Consequently, the hopping distance l 0 and activation energy W could be obtained from:
The fitting results in figure 4 For high resistance level, Level 4, much stronger temperature dependence was observed. As shown in figure 4 (d) , the electrical measurement results are well-fitted with Schottky barrier emission, which is describe as 29 :
Where A* is the effective Richardson constant, W B is the barrier height, e r is the dynamic dielectric constant, e 0 is the permittivity of vacuum space, and d is the barrier thickness. Based on device TEM image, the AlOx layer thickness is 5 nm which is used for d in equation (5) . From the linear fitting of lnJ vs. V 1/2 and lnJ/T 2 vs 1/T in figure 4 (d) , W B and e r are calculated as 0.58 eV and 9.22, similar to metal-rich AlO x (,9) 23, 30 . Those analysis suggest that Schottky emission become the dominant electrons conduction mechanism in Level 4.
Based on temperature dependent studies, the resistive switching mechanisms are proposed in figure 4 (e) and (f) for VCS and CCS, respectively. In VCS case, during SET operations, oxygen ions move towards to TaO y layer. The concentration of V O increases to a high level, the conductive filaments (CF) is formed and the device shows a metallic conduction property based on temperature dependent electrical tests. During RESET process, oxygen ions move back to AlO d / Ta 2 O 5-x layer under electrical field and localized joule heating could enhance the diffusion of oxygen ions from surrounding regions, and recombine with oxygen vacancies to rupture the CFs. If V stop is low, which is corresponding to level 2, the amount of V O is still large enough for a weak localized VRH based conduction. With the electric field further enhanced (middle V stop ) and higher localized temperature due to joule heating, the amount of V O further decreases and the conductive mechanism changes to a strongly localized NNH type, as observed in Level 3. Furthermore, for a higher V stop which is corresponding to Level 4, when most of V O recombine with oxygen ions in AlO d layer, a Schottky emission mode at the interface dominates the electron conduction. In contrast, the resistive switching process is different for CCS scenario, as shown in figure 4(f) . Initially, the device is in Level 4 with high resistance where the limiting factor for electrons conductions is the Schottky barrier at the interface. During the SET process, the conductive filaments are formed since oxygen ions drift towards to TaO y layer under electric field. The density of V O could be controlled by current compliance I c . When I c is increased to higher levels, cells will start switching at critical electrical field (under SET voltage), the CFs diameters will continue grow till the flowing current reach the current compliance, I c . High I c will result in larger CFs in diameter which take the cell to lower resistance levels. Therefore, the conduction mechanism transfers from NNH (level 3) to VRH (level 2) and finally to metallic conduction (level 1) under different I c conditions.
The above discussion shows that the resistance is determined by the strength of CF in 3D vertical RRAM structures, similar to planar RRAM structures 31 . The nano-scale CF predicts an advantage in feature size scaling capability 32 . Furthermore, in the recent CT type 3D NAND, the direct coupling effects from neighbour cells of the same string is one critical issue. The distribution of threshold voltage V th is deeply affected by the surrounding interference, which makes reliable MLC operation difficult to achieve 18 . These effects have little influence on 3D vertical RRAM structure which provides a promising future for 3D vertical RRAM structure with MLC capability.
MLC applicability analysis. For 3D vertical RRAM array, which has a different cell arrangement in comparison to planar structure, the two MLC operation methods, CCS and VCS, present different performances due to signal disturbances. In order to make an evaluation for MLC operations in 3D vertical RRAM structure, a resistor network model is constructed using SPICE method assisted by MATLAB. The basic circuit model is shown in Figure 5 (a). The 3D vertical RRAM array resembles a combination of several vertical pages. Each page is similar to a cross-bar array. Considering a 3D vertical RRAM with M 3 N pillars and K metal planes, we can describe the equivalent circuit as N crossbar arrays with M columns and K rows. Moreover, the interconnect resistance between neighboring cells is taken into account with a value of 1V, following the estimation from a previous literature 33 . To simplify the analysis, the selector has not been taken into account yet, which will be investigated in the future works. 3D vertical RRAM array can be regarded as dividing the traditional planar array into numbers of sub-arrays. This means that, for the same amount of storage data, 3D RRAM has a smaller cross-bar array size due to stacking feature, which brings less disturbance among cells.
For SET/RESET operations, a conventional symmetric 1/3 bias scheme 34 is used as shown in figure 5 (a) . For the selected RRAM cell, the TE and BE are biased to V and 0. Simultaneously, the unselected pillars and planes are biased to 1/3 V and 2/3 V. In such a case, all unselected cells have the symmetric voltage drop 61/3 V. It needs to point out that, during the SET operation, a current source is applied to the TE electrode of the selected cell to ensure a fixed current compliance I c .
The location of the selected RRAM cell also has a notable impact on SET/RESET operations. It is found that the worst case for SET/ RESET operations happens when the selected cell is at the farthest corner from the sources, as shown in the red dash line of figure 5 (a) . The voltage drop and through current of this selected cell are defined as V ab and I R . Figure 3 (a) shows that the resistive-switching is different between SET and RESET process. The current has a sharp rise at a special switching voltage (V set ) during the SET operation. Previous study shows that the R LRS is inversely proportional to the I c 35 . Here, considering an ideal current compliance, the relationship could be expressed as: R LRS 5 V set /I R . While in RESET process, the current gradually declines as the RESET voltage increases, which has also been reported in pervious work 36 . As a result, separate computing procedures are proposed to simulate CCS and VCS MLC operations. In CCS case, the MLC level is mainly achieved by different current compliance during SET operations, and for VCS case, the MLC level is obtained through RESET operations using different stopping voltages. The flowchart in figure 5 (b) shows the procedure to calculate three levels of R LRS of the selected cell using CCS method. In contrast, VCS is relatively easier to be simulated as shown in the flowchart of figure 5 (c) . In order to get the resistance in HRS, an empirical formula is used: R HRS / exp(gV ab ), where g is the empirical factor extracted from our testing data, details experimental results could be referred in the supplementary information. Figure 5 (b) shows the resistances after the SET operation in different array size. Three levels of R LRS with different current compliance are plotted. As the array size increasing, R LRS keeps stable at the beginning without obvious change. However a significant increase happens when array size is further enlarged. As shown in figure 5 (b) , R LRS finally becomes 10 MV which is not LRS anymore. In other words, the resistance does not switch to LRS under the SET operation when array is large enough. Figure 5 (c) shows the resistance after RESET operations versus array sizes. The three levels of R HRS with different RESET stop voltages gradually decrease with the array size. Finally the R HRS stays in 10 kV, with no resistive-switching under the RESET operation. An evaluation reference is defined that the maximum tolerable resistance should deviate less than 50% off the target value. Under this circumstance, VCS method could achieve much larger array size than CCS method. Only about 1000 bits array size is acceptable in CCS, while in VCS the size is more than 10 4 bits. The current compliance Ic during SET process in VCS also has some effects on the array size. However the simulation results show that this effect is not the limiting factor of the array size which is shown in the supplementary information.
One possible explanation for the difference of VCS and CCS in 3D vertical RRAM array structure is proposed as following. In CCS method, the key is to control the through current of the selected cell. Under the 1/3 bias scheme, the neighboring cells, which share the same pillar electrode, have 1/3 voltage drop. As a results, the currents are generated through these neighboring cells. In the equivalent circuit model, parallel connected resistors are used to simulate these current. This causes the actual current on the target device is smaller than driving current to the array (I c ), which is called the current division effect. Therefore, R LRS increase with I R decreases. With the array size getting larger and larger, this effect could be more severe and dominate the resistance of R LRS . Meanwhile, during the processes to achieve three different R LRS levels, the neighboring cells have the same resistance of 10 kV, which causes the division currents to remain in a common level. For a low MLC level (e.g. 10 kV), as I c (,160 uA) is large, the current division effect is not obvious. However, for a high MLC level (e.g. 1 MV), I c (,1.6 uA) becomes very small. The current division effect becomes much more significant. This is why the highest MLC level (1 MV) can only tolerate about 1000 bits array size. In VCS, the R HRS is only determined by the voltage drop, V ab . The R HRS drop originates from voltage attenuation due to interconnect wire. When different MLC levels are targeted, the surrounding conditions are similar for the selected cells. In consequence, VCS is more suitable for 3D vertical RRAM array structure since this could support much large arrays. It is worth to point out that the simulation method for MLC applicability analysis is not unique to 3D vertical RRAM array. This method could be also applied to the cross point array. 4 s at 125uC) and four level MLC operation are demonstrated. Meanwhile, a CF formation and rupture resistive-switching mechanism is proposed. This structure with MLC operation shows good potential for high density mass storage applications. Furthermore, through simulation analysis for 3D vertical RRAM array, it is found that VCS is more suitable than CCS method. Electrical measurement. The cells electrical characteristics are tested by Agilent B1500A semiconductor parameter analyzer and Agilent 81110A pulse generator with Cascade Summit 11000 probe station, equipped with ERS SP72 temperature controller.
